

PRELIMINARY

1/4 DUTY LCD DRIVER

■ GENERAL DESCR!PTION

The NJU6439 is a 1/4 duty LCD driver for segment type LCD panel.

The LCD driver consists of 4-common and 40-segment drives up to 160 segments.

The rectangle outline is useful the COG applications.






NJU6439C

FEATURES


- 40 Segment Drivers
- Duty and Bias Ratio: 1/4Duty, 1/3Bias(up to 160 segments)
- Serial Data Transmission (Shift Clock 2MHz max.)
- Oscillation Circuit On-chip
- Display Off Function (INH Terminal)
- Operating Voltage 2.4~3.6V
- LCD Driving Voltage 6.0V Max.
- Package Outline Chip / Bumped Chip
- C-MOS Technology

BLOCK DIAGRAM





PAD LOCATION



Chip size : 5.12mm x 1.56mm

Chip center : X=0 μ m, Y=0 μ m Chip thickness : 400 \pm 30 μ m

Pad size : $50 \mu m \times 100 \mu m$

 $V_1, V_2, V_{LCD}, V_{DD}, V_{SS}$ Terminal is $250 \,\mu\text{m} \times 100 \,\mu\text{m}$

Bump height : 25μ mTYP.

Bump material : Au

■:4th Mark is the Alignment Mark.

The Alignment Mark is useful the

COG Asembly.



■ COORDINATES

Chip Size 5. 12x1. 56mm (Chip Center X=0 μ m, Y=0 μ m)

	only of 20 of 12 o						
No	PAD NAME	X=(μm)	Y=(μm)	No	PAD NAME	X=(μm)	Y=(μm)
1	INH	-2150.0	- 590.0	32	SEG22	214.5	594.0
2	CE	-1240.0	- 590.0	33	SEG23	114.5	594.0
3	SCL	- 494.0	- 590.0	34	SEG24	14.5	594.0
4	SDA	- 178.0	- 590.0	35	SEG25	- 85.5	594.0
5	TEST	206.0	- 590.0	36	SEG 2 6	- 185.5	594.0
6	V ₁	660.0	- 590.0	37	SEG27	- 285.5	594.0
7	V ₂	1040.0	- 590.0	38	SEG28	- 385.5	594.0
8	VLCD	1430.0	- 590.0	39	SEG29	- 485.5	594.0
9	Voo	1820.0	- 590.0	40	SEGso	- 585.5	594.0
10	Vss	2220.0	- 590.0	41	SEG ₃ 1	- 685.5	594.0
11	SEG ₁	2314.5	594.0	42	SEG32	- 785.5	594.0
12	SEG ₂	2214.5	594.0	43	SEGss	- 885.5	594.0
13	SEGs	2114.5	594.0	44	SEG34	- 985.5	594.0
14	SEG ₄	2014.5	594.0	45	SEGas	-1085.5	594.0
15	SEGs	1914.5	594.0	46	SEG3 6	-1185.5	594.0
16	SEG ₆	1814.5	594.0	47	SEG37	-1285.5	594.0
17	SEG ₇	1714.5	594.0	48	SEG3 B	-1385.5	594.0
18	SEG®	1614.5	594.0	49	SEGss	-1485.5	594.0
19	SEGo	1514.5	594.0	50	SEG40	-1585.5	594.0
20	SEG ₁₀	1414.5	594.0	51	COM1	-1685.5	594.0
21	SEG ₁ 1	1314.5	594.0	52	COM ₂	-1785.5	594.0
22	SEG _{1 2}	1214.5	594.0	53	COMs	-1885.5	594.0
23	SEG13	1114.5	594.0	54	COM4	-1985.5	594.0
24	SEG14	1014.5	594.0	55	DUMMY1 💥	-2085.5	594.0
25	SEG ₁ 5	914.5	594.0	56	DUMMY2 💥	-2185.5	594.0
26	SEG _{1.6}	814.5	594.0	57	DUMMY3 💥	-2285.5	594.0
27	SEG ₁₇	714.5	594.0		ALI_A1	-2420.0	594.0
28	SEG1 #	614.5	594.0		ALI_A2	2420.0	594.0
29	SEG ₁₉	514.5	594.0		ALI_B1	-2420.0	- 590.0
30	SEG20	414.5	594.0	AL1_B2		2420.0	- 590.0
31	SEG ₂₁	314.5	594.0			_	

≫DUMMY PAD



TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION			
1	INH	Display-Off Control Terminal : When display goes to off, the display data in the shift- register is retained. "H" : Display-Off "L" : Display-On			
2	CE	Chip Enable Signal Input Terminal : "H" : LCD display data "L" : Disable			
3	SCL .	Serial Data Transmission Clock Input Terminal : LCD display data are input synchronized SCL clock signal rise edge.			
4	SDA	Serial Data Input Terminal Data input timing : SCL clock rise edge			
6	V ₁	LCD Driver Voltage Adjust Terminal			
7	V ₂	LCD Driver Voltage Adjust Terminal			
8	V _{LGD}	Power Supply for LCD Driving			
9	V _{DD}	Power Supply (+3V)			
10	Vss	Power Supply (0V)			
11~50	SEG1 ~ SEG40	LCD Segment Output Terminals			
51~54	COM1 ~ COM4	LCD Common Output Terminals			

III FUNCTIONAL DESCRIPTION

(1) Operation of each block

(1-1)Oscillation Circuit:

This circuits supply the basical clock signal to other circuits like as common driver and segment driver.

(1-2) Shift-Register

When the CE terminal is "H" (Enable mode), the display data is transferred to the shift-register synchronized by the shift clock on the SCL terminal.

(1-3) Common Divider Circuit

This circuit divides the oscillating signal to generate the common timing.


(1-4) Segment Divider Circuit

This circuit divides the oscillating signal to generate the segment timing.



(1-5) The LCD Driver Voltage Adjust circuit

The incorprate Bleeder Resistance sets 1/3
bias, and LCD Driver ability can be increased
by connecting external resistance.



(2) Display Data input timing, correspond to segment and common terminal

When the CE terminal is "H" (Enable mode), the display data is transferred to the shift-register synchronized by the shift clock on the SCL terminal.


When the power is turned on, whole data in the shift-resister are "L".

Whole 160bits data transfer to the shift register. When the input data in less than 160bits, parts which bit data is inputed corresponded to display, and segment which correspond to the rest part in "off".
In care of over then 160bits, front 160bits from fall edge of "CE" signal is valid.

Input data correspond to Segment Status
 The "H" input data correspond to segment "ON" and "L" correspond to "OFF".

Data (D1···D160)	Segment Status
"H"	ON
"L"	OFF

• Display Data Correspond to Segment Status





Input data correspond to Segment Status
 The "H" input data correspond to segment "ON" and "L" correspond to "OFF".

Data (D1···D160)	Segment Status
"H"	ON
"L"	0FF

· Display Data Correspond to Segment and Common Terminals

Segment	Data	COM₁	COM2	COM₃	COM ₄
SEG₁	D ₁ D ₂ D ₃	0	0	0	0
SEG ₂	D ₅ D ₆ D ₇	0	0	0	0
:	:	:	:	:	:
SEG₃∍	D ₁₅₃ D ₁₅₄ D ₁₅₅ D ₁₅₆	0	0	0	0
SEG₄∘	D ₁₅₇ D ₁₅₈ D ₁₅₉ D ₁₆₀	0	0	0	0

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL.	RATING	UNIT
Operating Voltage (1)	VDD	-0.3 ~ +7.0	٧
Operating Voltage (2)	VLCD	-0.3 ~ +7.0	٧
Operating Voltage (3)	V 1, V 2	-0.3 ~ +7.0	٧
Input Voltage	VIN	-0.3 ~ V□□	٧
Operating Temperature	Topr	−20 ~ +75	°C
Storage Temperature	Tstg	−55 ~ +125	°C

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as $V_{ss} = 0 \text{ V}$
- Note 3) The relation: $V_{LCD} \ge V_2 \ge V_1 \ge V_{SS}$ must be maintained.
- Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation.



ELECTRICAL CHARACTERISTICS

- DC Characteristics

(Ta=25°C, VDD=3. OV, VSS=0V, VLCD=6. OV)

PARAM	ETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
Operating	Recommend	Vod	V _{DD} Terminal	2. 4	3. 0	3.6	, V	
Voltage (1)	Available	Voo	V _{DD} Terminal	2. 4	3. 0	5. 5	٧	
Operating V	oltage (2)	VLCD	VLCD Terminal	2.0		6.0	٧	
Operating V	oltage (3)	V ₂	V ₂ Terminal	V ₁	2/3VLCD	VLCD	٧	
Operating V	oltage (4)	V ₁	V₁ Terminal	0. 7	1/3VLCD	V ₂	٧	
"H" Input V	oltage	V _LH	CE, SCL, SDA, INH Terminals	0. 7V _{DD}		Vop	٧	
"L" Input V	oltage	V LL	CE, SCL, SDA, INH Terminals	Vss		0. 3V _{DD}	٧	
"H" Input C	urrent	Гтн	CE, SCL, SDA, INH Terminals $V_{\text{IN}} = V_{\text{DD}}$			- 5	μА	
"L" Input C	urrent	I 1 L	CE, SCL, SDA, INH Terminals V _{IN} =V _{SS}			5	μΑ	
"H" Output	Voltage(1)	V oH (1)	SEG ₁ \sim SEG ₄₀ Term., I ₀ = -1 μ A	V _{LCD} -0.6			٧	5
"L" Output	Voltage(1)	V OL (1)	SEG ₁ ~SEG ₄₀ Term., $l_0=1 \mu A$			V _{DD} +0. 6	٧	5
Middle Leve Voltag	l e 1/3 (1)	V _{MS1/3}	SEG₁∼SEG₄₀ Term., I₀=±1μA	1/3VLCD -0.6	1/3VLCD	1/3V _{LCD} +0.6	٧	5
Middle Leve Voltag	e 2/3 (1)	V _{MS2/3}	SEG₁∼SEG₄₀ Term., I₀=±1μA	2/3VLGD -0.6	2/3VLCD	2/3VLCD +0.6	٧	5
"H" Output	Voltage(2)	V _{OH (2)}	$COM_1 \sim COM_4 Term., l_0 = -30 \mu A$	V _{LCD} -0.6			٧	6
"L" Output	Voltage(2)	V OL (2)	$COM_1 \sim COM_4$ Term., $l_0 = 30 \mu A$			Vss+0.6	٧	6
Middle Leve Voltag	l e 1/3 (2)	V MC1/3	COM₁∼COM₄ Term., I₀= ±1μA	1/3VLOD -0.6	1/3VLCD	1/3VLCD +0.6	٧	6
Middle Leve Voltag	l e 2/3 (2)	V MC2/3	COM₁∼COM₄ Term., I₀= ±1μA	2/3VLCD -0.6	2/31/20	2/3V _{LCD} +0.6	٧	6
"L" Output	Voltage (3)	V ol (3)	SDA I₀= 30mA			Vss+0.4	٧	6
Operating C	urrent (1)	Іпр	V _{DD} Terminal V _{DD} =3.0V V _{LCD} OPEN		15	25	μΑ	7
Operating C	urrent (2)	LCD	VLCD Terminal VDD=3.0V VLCD=6.0V		18	28	μА	8
Hysteresis	Voltage	V _H	SCL Termimal, V₀₀=3.0V	0. 3			٧	
Terminal Ca	pacitor	Сн	SCL, SDA Terminal Except measurement terminal are open.			10	pF	

Note 5) Segment terminals except measurement terminal are open.

Note 6) Common terminals except measurement terminal are open.

Note 7) CE, SCL, SDA terminals are conected $V_{\text{ss.}}$ /INH teiminal is conected $V_{\text{po.}}$ /TEST terminal is open.

Note 8) CE, SCL, SDA, INH terminals are measurement terminal are conected V_{ss}./TEST terminal is open.




• AC Characteristics

 $(Ta=25^{\circ}C, V_{DD}=3.0V, V_{SS}=0V, V_{LCD}=6.0V)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
"L" Clock Pulse Width	t worr	SCL	0. 25	_		μs
"H" Clock Pulse Width	twolh	SCL	0. 25		_	μs
SCL Rise Time	t _R	SOL	-	-	50	ns
SCL Fall Time	t⊬	SOL	-	_	50	ns
SDA Data Set-up Time	tos	SDA, SCL	0. 25	1		μs
SDA Data Hold Time	tон	SCL	0. 25			μs
CE Set-up Time	t _{sce}	CE, SDA	1. 25		- -	μs
CE Hold Time(1)	t _{HDCE}	SE, SDA	1.00		_	μs
CE Hold Time (2)	t _{HOLE}	SCL, CE	1. 25	_	_	μs
"L" CE Pulse Width	t wceL	CE	4. 00	_	_	μs
Frame Frequency	f。	COM: ~COM4, SEG: ~SEG40	45	70	-	

· Input Timing Characteristics






LCD Driving Waveform(1/4DUTY - 1/3BIAS)





APPLICATION CIRCUIT



(Note) The internal display data is undefined when $V_{\text{\tiny DD}}$ is just turned on.

To avoid the meaningless display, please keep the INH terminal at "H" until proper display data has been transferred.

In order to set the initial condition, 160-bit blank data or the first 160-bit data to be displayed should be transferred.

NJU6439

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.